Verification Methodology Manual For Systemverilog: For Systemverilog
- Springer-Verlag New York Inc.
- Publication Date:
- 01 September 2005
- Systems Analysis & Design
Offers users the first resource guide that combines both the methodology and basics of SystemVerilog Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly. Unique in its broad coverage of SystemVerilog, advanced functional verification, and the combination of the two.