Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Designing Asynchronous Circuits using NULL Convention Logic (NCL), Paperback / softback Book

Designing Asynchronous Circuits using NULL Convention Logic (NCL) Paperback / softback

Part of the Synthesis Lectures on Digital Circuits and Systems series

Paperback / softback

Description

Designing Asynchronous Circuits using NULL Convention Logic (NCL) begins with an introduction to asynchronous (clockless) logic in general, and then focuses on delay-insensitive asynchronous logic design using the NCL paradigm.

The book details design of input-complete and observable dual-rail and quad-rail combinational circuits, and then discusses implementation of sequential circuits, which require datapath feedback.

Next, throughput optimization techniques are presented, including pipelining, embedding registration, early completion, and NULL cycle reduction.

Subsequently, low-power design techniques, such as wavefront steering and Multi-Threshold CMOS (MTCMOS) for NCL, are discussed.

The book culminates with a comprehensive design example of an optimized Greatest Common Divisor circuit.

Readers should have prior knowledge of basic logic design concepts, such as Boolean algebra and Karnaugh maps.

After studying this book, readers should have a good understanding of the differences between asynchronous and synchronous circuits, and should be able to design arbitrary NCL circuits, optimized for area, throughput, and power.

Information

Other Formats

£35.95

Item not Available
 
Free Home Delivery

on all orders

 
Pick up orders

from local bookshops

Information

Also in the Synthesis Lectures on Digital Circuits and Systems series