Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

A Primer on Memory Consistency and Cache Coherence, PDF eBook

A Primer on Memory Consistency and Cache Coherence PDF

Part of the Synthesis Lectures on Computer Architecture series

PDF

Please note: eBooks can only be purchased with a UK issued credit card and all our eBooks (ePub and PDF) are DRM protected.

Description

Many modern computer systems and most multicore chips (chip multiprocessors) support shared memory in hardware.

In a shared memory system, each of the processor cores may read and write to a single shared address space.

For a shared memory machine, the memory consistency model defines the architecturally visible behavior of its memory system.

Consistency definitions provide rules about loads and stores (or memory reads and writes) and how they act upon memory.

As part of supporting a memory consistency model, many machines also provide cache coherence protocols that ensure that multiple cached copies of data are kept up-to-date.

The goal of this primer is to provide readers with a basic understanding of consistency and coherence.

This understanding includes both the issues that must be solved as well as a variety of solutions.

We present both highlevel concepts as well as specific, concrete examples from real-world systems. Table of Contents: Preface / Introduction to Consistency and Coherence / Coherence Basics / Memory Consistency Motivation and Sequential Consistency / Total Store Order and the x86 Memory Model / Relaxed Memory Consistency / Coherence Protocols / Snooping Coherence Protocols / Directory Coherence Protocols / Advanced Topics in Coherence / Author Biographies

Information

Information