Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Creating Assertion-Based IP, Paperback / softback Book

Creating Assertion-Based IP Paperback / softback

Part of the Integrated Circuits and Systems series

Paperback / softback

Description

Assertion-based IP is much more than a comprehensive set of related assertions.

It is a full-fledged reusable and configurable transaction-level verification component, which is used to detect both interesting and incorrect behaviors.

Upon detecting interesting or incorrect behavior, the assertion-based IP alerts other verification components within a simulation environment, which are responsible for taking appropriate action.

The focus of this book is to bring the assertion discussion up to a higher level and introduce a process for creating effective, reusable, assertion-based IP, which easily integrates with the user’s existing verification environment, in other words the testbench infrastructure. The guiding principles promoted in this book when creating an assertion-based IP monitor are: modularity—assertion-based IP should have a clear separation between detection and actionclarity—assertion-based IP should be written initially focusing on capturing intent (versus optimizations) A unique feature of this book is the fully worked out, detailed examples.

The concepts presented in the book are drawn from the authors’ experience developing assertion-based IP, as well as general assertion-based techniques.

Creating Assertion-Based IP is an important resource for design and verification engineers. From the Foreword:Creating Assertion-Based IP "…reduces to process the creation of one of the most valuable kinds of VIP: assertion-based VIP…This book will serve as a valuable reference for years to come."Andrew Piziali, Sr.

Design Verification EngineerCo-Author, ESL Design and Verification: A Prescription for Electronic System Level MethodologyAuthor, Functional Verification Coverage Measurement and Analysis

Information

Other Formats

Save 18%

£99.99

£81.69

Item not Available
 
Free Home Delivery

on all orders

 
Pick up orders

from local bookshops

Information

Also in the Integrated Circuits and Systems series  |  View all