Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Supporting your high street Find out how »
VLSI Fault Modeling and Testing Techniques, Hardback Book

VLSI Fault Modeling and Testing Techniques Hardback

Edited by George W. Zobrist

Hardback

Out of stock

Description

VLSI systems are becoming very complex and difficult to test.

Traditional stuck-at fault problems may be inadequate to model possible manufacturing defects in the integrated ciruit.

Hierarchial models are needed that are easy to use at the transistor and functional levels.

Stuck-open faults present severe testing problems in CMOS circuits, to overcome testing problems testable designs are utilized.

Bridging faults are important due to the shrinking geometry of ICs.

BIST PLA schemes have common features-controllability and observability - which are enhanced through additional logic and test points.

Certain circuit topologies are more easily testable than others.

The amount of reconvergent fan-out is a critical factor in determining realistic measures for determining test generation difficulty.

Test implementation is usually left until after the VLSI data path has been synthesized into a structural description.

This leads to investigation methodologies for performing design synthesis with test incorporation.

These topics and more are discussed.

Information

£23.95

Out of stock
Add to Basket
Sign in to add to wishlist
 
Free Home Delivery

on all orders

 
Pick up orders

from local bookshops

Information