A Pipelined Multi-Core Machine with Operating System Support : Hardware Implementation and Correctness Proof Paperback / softback
by Petro Lutsyk, Jonas Oberhauser, Wolfgang J. Paul
Part of the Theoretical Computer Science and General Issues series
Paperback / softback
Description
This work is building on results from the book named “A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness” by M.
Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014. It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:• MIPS instruction set architecture (ISA) for application and for system programming• cache coherent memory system• store buffers in front of the data caches• interrupts and exceptions• memory management units (MMUs)• pipelined processors: the classical five-stage pipeline is extended by two pipelinestages for address translation• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)• I/O-interrupt controller and a disk
Information
-
Available to Order - This title is available to order, with delivery expected within 2 weeks
- Format:Paperback / softback
- Pages:628 pages, 1 Illustrations, black and white; XV, 628 p. 1 illus.
- Publisher:Springer Nature Switzerland AG
- Publication Date:10/05/2020
- Category:
- ISBN:9783030432423
Other Formats
- PDF from £38.24
Information
-
Available to Order - This title is available to order, with delivery expected within 2 weeks
- Format:Paperback / softback
- Pages:628 pages, 1 Illustrations, black and white; XV, 628 p. 1 illus.
- Publisher:Springer Nature Switzerland AG
- Publication Date:10/05/2020
- Category:
- ISBN:9783030432423
