Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

3D Integration for VLSI Systems, Hardback Book

3D Integration for VLSI Systems Hardback

Edited by Chuan Seng Tan, Kuan-Neng Chen, Steven J. Koester

Hardback

Description

Three-dimensional (3D) integration is identified as a possible avenue for continuous performance growth in integrated circuits (IC) as the conventional scaling approach is faced with unprecedented challenges in fundamental and economic limits.

Wafer level 3D IC can take several forms, and they usually include a stack of several thinned IC layers that are vertically bonded and interconnected by through silicon via TSV.

There is a long string of benefits that one can derive from 3D IC implementation such as form factor, density multiplication, improved delay and power, enhanced bandwidth, and heterogeneous integration.

This book presents contributions by key researchers in this field, covering motivations, technology platforms, applications, and other design issues.

Information

Information