Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Electromigration Inside Logic Cells : Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS, Paperback / softback Book

Electromigration Inside Logic Cells : Modeling, Analyzing and Mitigating Signal Electromigration in NanoCMOS Paperback / softback

Paperback / softback

Description

This book describes new and effective methodologies for modeling, analyzing and mitigating cell-internal signal electromigration in nanoCMOS, with significant circuit lifetime improvements and no impact on performance, area and power.

The authors are the first to analyze and propose a solution for the electromigration effects inside logic cells of a circuit.

They show in this book that an interconnect inside a cell can fail reducing considerably the circuit lifetime and they demonstrate a methodology to optimize the lifetime of circuits, by placing the output, Vdd and Vss pin of the cells in the less critical regions, where the electromigration effects are reduced.

Readers will be enabled to apply this methodology only for the critical cells in the circuit, avoiding impact in the circuit delay, area and performance, thus increasing the lifetime of the circuit without loss in other characteristics. 

Information

Other Formats

£44.99

 
Free Home Delivery

on all orders

 
Pick up orders

from local bookshops

Information