Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Design for AT-Speed Test, Diagnosis and Measurement, Hardback Book

Design for AT-Speed Test, Diagnosis and Measurement Hardback

Edited by Benoit Nadeau-Dostie

Part of the Frontiers in Electronic Testing series

Hardback

Description

Design for AT-Speed Test, Diagnosis and Measurement is the first book to offer practical and proven design-for-testability (DFT) solutions to chip and system design engineers, test engineers and product managers at the silicon level as well as at the board and systems levels.

Designers will see how the implementation of embedded test enables simplification of silicon debug and system bring-up.

Test engineers will determine how embedded test provides a superior level of at-speed test, diagnosis and measurement without exceeding the capabilities of their equipment.

Product managers will learn how the time, resources and costs associated with test development, manufacture cost and lifecycle maintenance of their products can be significantly reduced by designing embedded test in the product.

A complete design flow and analysis of the impact of embedded test on a design makes this book a `must read' before any DFT is attempted.

Information

Save 13%

£149.99

£129.45

Item not Available
 
Free Home Delivery

on all orders

 
Pick up orders

from local bookshops

Information