Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Fault Tolerant Computer Architecture, PDF eBook

Fault Tolerant Computer Architecture PDF

Part of the Synthesis Lectures on Computer Architecture series

PDF

Please note: eBooks can only be purchased with a UK issued credit card and all our eBooks (ePub and PDF) are DRM protected.

Description

For many years, most computer architects have pursued one primary goal: performance.

Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance.

Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults.

In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it.

The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry.

Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future

Information

Other Formats

Information

Also in the Synthesis Lectures on Computer Architecture series