Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Designing TSVs for 3D Integrated Circuits, PDF eBook

Designing TSVs for 3D Integrated Circuits PDF

Part of the SpringerBriefs in Electrical and Computer Engineering series

PDF

Please note: eBooks can only be purchased with a UK issued credit card and all our eBooks (ePub and PDF) are DRM protected.

Description

This book explores the challenges and presents best strategies for designing Through-Silicon Vias (TSVs) for 3D integrated circuits. It describes a novel technique to mitigate TSV-induced noise, the GND Plug, which is superior to others adapted from 2-D planar technologies, such as a backside ground plane and traditional substrate contacts.

The book also investigates, in the form of a comparative study, the impact of TSV size and granularity, spacing of C4 connectors, off-chip power delivery network, shared and dedicated TSVs, and coaxial TSVs on the quality of power delivery in 3-D ICs.

The authors provide detailed best design practices for designing 3-D power delivery networks. Since TSVs occupy silicon real-estate and impact device density, this book provides four iterative algorithms to minimize the number of TSVs in a power delivery network.

Unlike other existing methods, these algorithms can be applied in early design stages when only functional block- level behaviors and a floorplan are available.

Finally, the authors explore the use of Carbon Nanotubes for power grid design as a futuristic alternative to Copper.

Information

Information

Also in the SpringerBriefs in Electrical and Computer Engineering series  |  View all