Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Routing Congestion in VLSI Circuits : Estimation and Optimization, Paperback / softback Book

Routing Congestion in VLSI Circuits : Estimation and Optimization Paperback / softback

Part of the Integrated Circuits and Systems series

Paperback / softback

Description

With dramatic increases in on-chip packing densities, routing congestion has become a major problem in integrated circuit design, impacting convergence, performance, and yield, and complicating the synthesis of critical interc- nects.

The problem is especially acute as interconnects are becoming the performance bottleneck in modern integrated circuits.

Even with more than 30% of white space, some of the design blocks in modern microprocessor and ASIC designs cannot be routed successfully.

Moreover, this problem is likely to worsen considerably in the coming years due to design size and technology scaling.

There is an inherent tradeo? between choosing a minimum delay path for interconnect nets, and the need to detour the routes to avoid “tra?c jams”; congestion management involves intelligent allocation of the available int- connect resources, up-front planning of the wire routes for even distributions, and transformations that make the physical synthesis ?ow congestion-aware.

The book explores this tradeo? that lies at the heart of all congestion m- agement, in seeking to address the key question: how does one optimize the traditional design goals such as the delay or the area of a circuit, while still ensuring that the circuit remains routable?

It begins by motivating the c- gestion problem, explaining why this problem is important and how it will trend.

It then progresses with comprehensive discussions of the techniques available for estimating and optimizing congestion at various stages in the design ?ow.

Information

Other Formats

Save 13%

£109.99

£95.55

Item not Available
 
Free Home Delivery

on all orders

 
Pick up orders

from local bookshops

Information

Also in the Integrated Circuits and Systems series  |  View all