Please note: In order to keep Hive up to date and provide users with the best features, we are no longer able to fully support Internet Explorer. The site is still available to you, however some sections of the site may appear broken. We would encourage you to move to a more modern browser like Firefox, Edge or Chrome in order to experience the site fully.

Transactional Memory, Second Edition, PDF eBook

Transactional Memory, Second Edition PDF

Part of the Synthesis Lectures on Computer Architecture series

PDF

Please note: eBooks can only be purchased with a UK issued credit card and all our eBooks (ePub and PDF) are DRM protected.

Description

The advent of multicore processors has renewed interest in the idea of incorporating transactions into the programming model used to write parallel programs.

This approach, known as transactional memory, offers an alternative, and hopefully better, way to coordinate concurrent threads.

The ACI (atomicity, consistency, isolation) properties of transactions provide a foundation to ensure that concurrent reads and writes of shared data do not produce inconsistent or incorrect results.

At a higher level, a computation wrapped in a transaction executes atomically - either it completes successfully and commits its result in its entirety or it aborts.

In addition, isolation ensures the transaction produces the same result as if no other transactions were executing concurrently.

Although transactions are not a parallel programming panacea, they shift much of the burden of synchronizing and coordinating parallel computations from a programmer to a compiler, to a language runtime system, or to hardware.

The challenge for the system implementers is to build an efficient transactional memory infrastructure.

This book presents an overview of the state of the art in the design and implementation of transactional memory systems, as of early spring 2010.

Table of Contents: Introduction / Basic Transactions / Building on Basic Transactions / Software Transactional Memory / Hardware-Supported Transactional Memory / Conclusions

Information

Other Formats

Information

Also in the Synthesis Lectures on Computer Architecture series